A leading cloud services provider is seeking an experienced ASIC Design Engineer for its Cloud-Scale Machine Learning Acceleration team. The role involves integrating subsystems into top-level SOCs and delivering high-performance RTL designs. Ideal candidates should have 3+ years in RTL design for SOC and VLSI engineering, with a focus on quality tools. The company values diverse experiences and offers a supportive work culture that encourages career growth and mentorship.ASIC Design Engineer for CloudScale ML Acceleration • Rome, Italy
#J-18808-Ljbffr