Overview
Pavia, PV, Italy
85, to, + Bonus + SIGNING BONUS + Paid Relocation
This opportunity is for a leading role within our Optical PHY (CE-OPHY) team, part of our Central Engineering division. The team is focused on pioneering high-speed and optical transceivers to meet the growing demand for bandwidth in data centers powering social media, video-on-demand, gaming, and real-time data streams. We are dedicated to creating innovative, cutting-edge chips and subsystem solutions that redefine data rates and power efficiency.
Responsibilities
* Design & Strategy: Analyze block specifications, take charge of transistor-level design, and choose optimal topologies. Design entire analog macros or IPs from conception to mass production.
* Testing & Validation: Model and validate circuit blocks. Oversee and guide layout activities, set clear guidelines, and conduct thorough post-layout verifications to ensure design accuracy.
* Teamwork & Guidance: Collaborate closely with engineering teams to improve existing solutions and engage in cross-functional meetings. Train and mentor junior designers to enhance team expertise and technical capabilities.
* Project Oversight: Manage pre-silicon tasks like simulation and modeling and post-silicon tasks such as lab characterization, debugging, and correlating measurements to simulations through high-volume production.
Desired Candidate
We are seeking an experienced engineer with deep analog IC design knowledge and a drive to push technological boundaries.
* Educational Background & Experience: Masters degree or Ph.D. in Electrical Engineering or related field, along with 12-15 years of professional experience.
* Technical Expertise: Proven track record in IC design from architecture definition to volume production. Solid experience in analog design, particularly in the multi-GHz range, is essential. Proficiency in custom analog layout supervision, standard EDA CAD tools, and design debugging for simulation-measurement correlation is crucial.
* Preferred Skills: Experience with multi-Gbps electrical SerDes or electro-optical transceivers is highly desirable. Knowledge of advanced CMOS nodes, including FinFET, is advantageous.
* Interpersonal Skills: Strong communication, presentation, and documentation skills. Proficiency in written and spoken Italian and English (minimum B2 level) is required due to our international team and location.
* Work Arrangement: Full-time on-site role based in Pavia, Italy.
#J-18808-Ljbffr