Ph3About /h3 pAnalog Devices, Inc. (ADI)’s Trinamic motor and motion control products transform digital information into precise physical motion, enabling Industry 4.0 performance in applications such as advanced robotics, automation, medical prosthetics, 3D printing, and more. The ADI Trinamic motor control ICs represent complete, efficient, small‑footprint innovative solutions that can help reduce complexity and time to market for intelligent motion systems while supporting potential space and performance efficiency improvements. /p h3Responsibilities /h3 ul liLead Pre‑Silicon verification for Motor Drivers and embedded Motion Control IC / SoC solutions. /li liDefining verification strategy, test plans, tests and methodology for block / subsystem and chip‑level verification based on product requirements and design specifications. /li liUVM testbench architecture development and implementation of DV flow. /li liCollaborate with cross‑functional teams (IC Design, Firmware Development) to identify and resolve design and verification issues to achieve closure of code and functional coverage. /li liPerform functional and performance verification of digital designs, including simulation, formal verification, and hardware emulation. /li liAnalyze metrics and verification KPIs to take proper actions to successfully achieve verification signoff. /li liMentor and guide junior verification engineers, providing technical leadership and support. /li liStay up to date with the latest verification technologies and best practices and drive their adoption within the team. /li liContribute to the continuous improvement of verification processes and methodologies. /li /ul h3Desired Qualifications Experience /h3 ul liB.Tech / M.Tech with 8+ years of industry experience in Digital Pre‑Silicon verification. /li liGood understanding of SOC / Subsystem design concepts and design architectures. /li liHands on experience in developing, updating and debugging of Verilog, SV‑UVM, SoC level testbenches is a must. /li liExperience in closing the verification of block, subsystem level verification using industry standard metrics like code and functional coverage is a must. /li liSetup and maintenance of verification environment and test benches. /li liFormal verification: Define formal verification flow to check connectivity and functional verification. /li liPerform gate level simulations with timing annotated. /li liStrong knowledge of test‑plan generation, coverage analysis, transaction level modelling, pseudo and constrained random techniques with SystemVerilog. /li liIn‑depth knowledge of SystemVerilog‑UVM and debugging of testbenches is a must. /li liAssertion and formal knowledge are advantages. /li liSystemVerilog, C / C++, SystemC, TCL / Python / shell‑scripting. /li liExperience in analog and mixed‑signal verification or analog behaviour modelling (ADC / DAC / PLL / sensors) is an added advantage. /li liExceptional interpersonal and communication skills, collaborate and influence innovative design development / verification methodologies to a wider team spread across the globe. /li liQuick to adopt new technologies with good problem‑solving skills. /li /ul pJob Req Type: Experienced. /p pRequired Travel: Yes, 10% of the time. Shift Type: 1st Shift / Days. /p /p #J-18808-Ljbffr