A leading semiconductor company in Padova is seeking a Digital Design Engineer to design and develop mixed-signal IPs for ASICs. The role involves writing SystemVerilog code, collaborating with analog designers, and ensuring IP quality through rigorous verification. The ideal candidate should have a degree in Electrical Engineering and at least 3 years of experience in digital design. This position offers a dynamic work environment within a diverse team.
#J-18808-Ljbffr