4 days ago Be among the first 25 applicants
Get AI-powered advice on this job and more exclusive features.
Direct message the job poster from ARGOTEC
Telecommunications Engineer at ARGOTEC S.r.l.
To support our Company’s growth, we are looking for an enthusiastic Digital Signal Processing Engineer (DSP) that will be part of our Telecommunication Unit. The ideal candidate has a strong background in Digital Signal Processing (DSP) algorithms design and implementation in FPGA and is open to work on space and defense projects.
If you are able to think and act in a cooperative way, establish a successful collaboration with others, put the customer at the heart of your thoughts and actions, always strive to provide a service of excellence, aspire to outstanding results, and use your resources sustainably, you are best equipped for us.
DUTIES
As a DSP Engineer, you will be responsible for designing, implementing and validating advanced digital signal processing algorithms, following the development flow from simulated environment to FPGA-based solutions to create innovative, high quality space products.
The activities will include (but are not limited to):
* Collaborate with cross-functional teams, including telecom, electronics engineers and software developers
* Analyze system requirements and define subsystem level requirements providing architectural design and specifications
* Contribute to the design of DSP algorithms in MATLAB, including their optimization for FPGA implementation
* Implement C/C++ DSP algorithms optimized for embedded systems
* Porting DSP solutions in FPGA devices using VHDL/VERILOG languages
* Validate DSP solutions and their performance in laboratory environment and high TRL products
* Define and execute tests activity, including drafting of test plan/procedures and preparation of support equipment
* Manage technical documents (Design Description, Interface Control Document, Verification Control Document, Test Plan and Procedures, etc.)
GENERAL REQUIREMENTS
* Bachelor’s or Master’s degree in Engineering (Electronics, Telecommunications or related fields) or other STEM disciplines.
* At least 3 years of experience in a similar role, preferably in the aerospace industry
* Excellent communication skills and ability to collaborate with cross-functional teams
* Excellent written and oral communication in English
REQUIRED EXPERIENCE & SKILLS
* Proficiency with Digital Signal Processing (DSP) algorithms implementation in FPGAs
* Experience with C/C++ for embedded systems
* Experience with laboratory instruments including signal generator, spectrum analyzer, oscilloscopes
* Familiarity with code revision management tools such as Git/Bitbucket
* Excellent problem-solving skills, critical thinking, and creativity to tackle technical challenges
ADDITIONAL ASSETS
* Experience with VHDL or VERILOG
* Experience with FPGA design flows
* Experience with HLS tools
* Experience with SDR development kits (USRP, GNU Radio, etc.)
* Experience with SDR architecture and physical layer processing (e.g. FFT, filtering, modulation, etc)
* Experience in Agile project management
* Experience working with cross-functional teams
* Knowledge of Xilinx associated development tools (Vivado, Vitis, Vitis HLS etc.)
* Knowledge of MATLAB and fixed-point design tools
* Familiarity with spreading codes and multiplexing techniques
* Familiarity with beamforming (both digital and analog)
WHY JOIN ARGOTEC?
* Opportunity to work with highly motivated colleagues and in a very innovative context
* Professional training and career paths
* Flexible working time schedule and a hybrid work policy
* Monthly "Free-Day" - every second Friday: time off to dedicate to your family and/or your hobbies
* Diversified community to join extra-work and fun activities
* Competitive compensation commensurate with experience
Our selection process is tailored to each role and includes at least a call with our Talent Acquisition Team, a technical evaluation, and a final in-person meeting. Your recruiter will share more insights during your first meeting with us!
At Argotec, we thrive on diverse perspectives and unique strengths. Your individuality could be the missing piece to our puzzle! Even if you don't meet every skill listed above, we encourage you to apply if you're passionate about the role and believe you can contribute to our team's success.
Our selection process is built on impartiality, transparency, and equal opportunity, ensuring that every candidate is evaluated based on skills, experience, and potential. As part of our commitment to inclusivity, we actively encourage applications from individuals belonging to protected categories (Law 68/99). In the event of equal qualifications, priority may be given to candidates who meet these criteria.
At Argotec, we’re proud to be an equal opportunity employer. We celebrate diversity and inclusion, welcoming individuals of all backgrounds. This opportunity is open to everyone, regardless – for instance – of race, color, religion, sex, gender identity, sexual orientation, and national origin.
Join us in a workplace where everyone belongs.
This announcement is aimed at both sexes, under laws 903/77 and 125/91, and to people of all ages and all nationalities, under legislative decrees 215/03 and 216/03.
Seniority level
* Seniority level
Mid-Senior level
Employment type
* Employment type
Full-time
Job function
* Job function
Engineering and Information Technology
* Industries
Aviation and Aerospace Component Manufacturing
Referrals increase your chances of interviewing at ARGOTEC by 2x
Sign in to set job alerts for “Signal Processing Engineer” roles.
AI / ML Software Engineer (Rif. 2025-75)
FAE / Software Applications Engineer (m/f/d) - Qualcomm Italy
Sviluppatore Unity e Unreal – AR/VR Immersive Applications
Greater Turin Metropolitan Area 20 hours ago
System electronic engineer | Defence Sector
Automotive Diagnostic Specialist - Software Developer
Metropolitan City of Turin, Piedmont, Italy 3 months ago
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr